Verilog Phase Locked Loop Simulation
$10-30 USD
Pagado a la entrega
Verilog Phase Locked Loop Simulation
Nº del proyecto: #18329249
Sobre el proyecto
Adjudicado a:
I have 10 years of experiences in design and verify using Verilog and SystemVerilog HDL. I have experience of using tools such as VCS (Synopsys), Vivado (Xilinx), Quartus II (Altera), kits such as DE1, DE2 (Altera), Vi Más
3 freelancers están ofertando un promedio de $23 por este trabajo
Dear sir I have more than 10 years experience in digital design using verilog please check my profile also please message me so that we can discuss