Cerrado

VHDL simple set of PROJECTs to simulate

9 freelancers están ofertando un promedio de $156 por este trabajo

(458 comentarios)
8.0
IslamAdam998

Dear sir, I am a digital design engineer expert in FPGA and ASIC design flows using Verilog and VHDL programming. Also, I am experienced with Vivado, ISE, Vivado IPs, SDK, Quartus, Design Compiler, IC Compiler and othe Más

$100 USD en 7 días
(16 comentarios)
4.0
aligaeini

During my undergraduate studies, I completed some VHDL project using Xilinx ISE and Vivado. some of your projects like up-down counter, clock generator, RGB, SM, etc. seems to be familiar with my previous knowledge. I Más

$200 USD en 5 días
(5 comentarios)
3.8
KirilNovoselov

Hi, Sir. I wish you are doing well. I am an expert in Verilog/VHDL coding of various digital logic modules. I am sure I can do your any project perfectly. Please contact me, and I will help you. Thanks. Kirill.

$140 USD en 7 días
(2 comentarios)
3.2
vinendra77

Hi, I am Mtech graduate from IIT Roorkee and working on Hardware Description Languages Verilog and VHDL for the past 3 years. I have done many Digital system design projects using RTL design and FSM and had a working Más

$80 USD en 2 días
(9 comentarios)
2.9
(0 comentarios)
0.0
Isbahkanwal97

Hi! I have understood your requirnment, about your project with every detail of it. I am an Electrical Engineer with more then 9 years experience in electronics, circuit design, PCB layout, microcontrollers, Arduino, Más

$250 USD en 10 días
(0 comentarios)
0.0
ashishgh32

Hi there, I've read your description and understand your requirement. I am capable of doing that work. I can share you my portfolio if you want to. FYI, I'm an Electronics engineer having experience in vlsi field m Más

$150 USD en 3 días
(0 comentarios)
0.0
reymundjamito

I can create the VHDL files needed. Simulate it using VWF. I can teach you how the VHDL code is done

$140 USD en 7 días
(0 comentarios)
0.0