Find Jobs
Hire Freelancers

Verilog Alarm Clock

$10-30 USD

Cerrado
Publicado hace casi 3 años

$10-30 USD

Pagado a la entrega
Design the control logic for an alarm clock (for simulation purposes 20ns simulation = 1 minute real time –this can be adjusted somewhat for simulation purposes). a) Use multiple input signals (alarm set input, the snooze, and the alarm time). b) The design will contain one output (Alarm_On). A logic high at the output represents the alarm being “on”. c) An input will be used to set the alarm off. d) When the simulation starts, a counting mechanism will start counting (representing/roughly simulating a clock). e) If the alarm set input signal is high, then the alarm should turn on when the count equals the preset alarm value. If at any point during the simulation the alarm set input is switched off, the alarm should turn off by the next complete clock cycle. f) If the snooze button is activated (assume that snooze is a pulse that is at least one full clock cycle in duration) the alarm should turn off and then turn back on after 5 minutes. g) Repeat snooze button simulations (pulses) should cause the same behavior in the circuit. h) If at any time the alarm set input signal goes low, the Alarm_On output should go low by the end of the next complete clock cycle. i) Clearly describe any additional rules or assumptions. Write a Verilog code that implements the above alarm clock. Use one-hot encoding for state encoding. Verify the functionality and behavior of the circuit. Use Quartus II toolset. Submit a report containing the following: 1. A state diagram showing the implementation of your design (overview of your design, a detailed description of your approach and design process). Clearly show all the states and the conditions on which transitions occur. 2. Code (Verilog). 3. Annotated (properly labeled) waveforms that demonstrate all the required behavior. 4. RTL schematic of the design after compilation. 5. Roughly, draw the implied hardware of your code. Provide a brief comparison between the tool's RTL schematic and the implied hardware you drew. 6. Extract the highest clock frequency of your design from the compilation report. Write a Verilog code that implements the above alarm clock. Use one-hot encoding for state encoding. Verify the functionality and behavior of the circuit. Use Quartus II toolset. Submit a report containing the following: 1. A state diagram showing the implementation of your design (overview of your design, a detailed description of your approach and design process). Clearly show all the states and the conditions on which transitions occur. 2. Code (Verilog). 3. Annotated (properly labeled) waveforms that demonstrate all the required behavior. 4. RTL schematic of the design after compilation. 5. Roughly, draw the implied hardware of your code. Provide a brief comparison between the tool's RTL schematic and the implied hardware you drew. 6. Extract the highest clock frequency of your design from the compilation report.
ID del proyecto: 29877965

Información sobre el proyecto

7 propuestas
Proyecto remoto
Activo hace 3 años

¿Buscas ganar dinero?

Beneficios de presentar ofertas en Freelancer

Fija tu plazo y presupuesto
Cobra por tu trabajo
Describe tu propuesta
Es gratis registrarse y presentar ofertas en los trabajos
7 freelancers están ofertando un promedio de $70 USD por este trabajo
Avatar del usuario
Hello, I am digital design engineer with +5 years of experience in Verilog RTL coding. I have read your requirements and I know how to properly design the state machine of Alarm clock. So, I am the best to help you. May we discuss? Regards.
$90 USD en 2 días
5,0 (105 comentarios)
7,1
7,1
Avatar del usuario
Hi, looking for verilog expert. i am an embedded developer. I have 5 years experience in verilog/vhdl. just msg me so we can start working. Thanks
$100 USD en 7 días
5,0 (4 comentarios)
2,9
2,9
Avatar del usuario
Hi, I am Mtech graduate from IIT Roorkee and working on Hardware Description Languages Verilog and VHDL for the past 3 years. I have done many Digital system design projects using RTL design and FSM and had a working experience on FPGA boards. This is going to be my 28th project in freelancer and i promise to deliver the best as per your need in short time. You can refer to my portfolio item "sequence detection 101" designed using FSM and "Verilog code and VHDL code" written at https://www.freelancer.com/u/vinendra77 Thank you
$78 USD en 3 días
5,0 (9 comentarios)
2,9
2,9
Avatar del usuario
hi , i haved worked verilog about 3 monthes and i think i can help you in , for test my skill and discuss about your project massage me , i will do it in avg 3 days and programming in modelsim
$31 USD en 3 días
0,0 (0 comentarios)
0,0
0,0
Avatar del usuario
Hi, Your project is interesting and good. I am an RTL Design Engineer with 1+ year experience. I can help you on this project. Feel free to ping me for more details.
$40 USD en 7 días
0,0 (0 comentarios)
0,0
0,0
Avatar del usuario
Hi, I have 10+ exp in Verilog & VHDL coding. I have clearly understood your requirement details & ensure that I can complete it on time. Please give me a chance to earn your trust. Looking forward to work with you! Thanks
$35 USD en 4 días
0,0 (0 comentarios)
0,0
0,0

Sobre este cliente

Bandera de UNITED STATES
Stamford, United States
0,0
0
Forma de pago verificada
Miembro desde mar 29, 2021

Verificación del cliente

Otros trabajos de este cliente

soda vending machine
$10-30 USD
¡Gracias! Te hemos enviado un enlace para reclamar tu crédito gratuito.
Algo salió mal al enviar tu correo electrónico. Por favor, intenta de nuevo.
Usuarios registrados Total de empleos publicados
Freelancer ® is a registered Trademark of Freelancer Technology Pty Limited (ACN 142 189 759)
Copyright © 2024 Freelancer Technology Pty Limited (ACN 142 189 759)
Cargando visualización previa
Permiso concedido para Geolocalización.
Tu sesión de acceso ha expirado y has sido desconectado. Por favor, inica sesión nuevamente.